									Page 1 of 11
•		CRU PTO	4440		ATTY. DOCKET 1875.2810001/F	RES/GSB		PLICATION NO. Be Assigned	
		ORM PTO-			FIRST NAMED IN Jan MULDER	IVENTOR			
INFORM	IATION	DISCLOS	URE STA	TEMENT	FILING DATE Herewith			T UNIT Be Assigned	
				U.S. P	ATENT DOCUME	NTS		50 / 150.g	
EXAMINER		DOCUME		DATE	NAME		CLASS	SUB-CLASS	FILING DATE
186W	AA1	6,583,74		06/2003	van der Goes et	al.	741	156	FILINGDATE
<del>-                                    </del>	AB1	6,628,22	24 B1	09/2003	Mulder et al.		341	156	
	AC1	6,518,89	)8 B1	02/2003	Choksi		341	118	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AD1	6,346,90	)2 B1	02/2002	Venes et al.		341	154	
	AE1	6,489,91	13.	12/2002	Hansen et al.		741	156	
	AF1	6,169,50	)2	01/2001	Johnson et al.		341	120	
	AG1	6,259,74	15 B1	07/2001	Chan	•	315	285	
	AH1	5,867,11	16	02/1999	Nakamura et al.		341	159	
	Al1	5,973,63	32	10/1999	Tai		341	156	
	AJ1	5,554,94	÷.,	09/1996	Moreland		327	065	
4)	AK1	5,422,64	12	06/1995	Chung et al.		341	118	
- /		TOOCHA		FOREIGN	N PATENT DOCU	MENTS	-,	<del></del>	
EXAMINER INITIAL	:	DOCUME NUMBER		DATE	COUNTRY		CLASS	SUB-CLASS	TRANSLATION
	AL1			1 1					Yes No
	AM1								Y s No
	AN1	<u> </u>	<u> </u>						Y s No
	AO1_		· · · · · · · · · · · · · · · · · · ·				•		Y s No
	AP1						4-1		Yes No
^/	<u> </u>	· O	THER (II	ncluding Aut	hor, Title, Date, P W 30Msample/s 10	Pertinent Pa	iges, etc.)	orter Lleina a	Proudo
XIN /		Di	fferential	Architecture,"	" IEEE Internationa	al Solid-Stat	e Circuits (	Conference 20	002, IEEE,
000	AR	1   Fe	ibruary 5,	, 2002, 3 page	es.				
1			4.51		5534				
. [					50Msample/s 50m ference 2002, IEEI				nternational
	AS	1			· · •				
				<u> </u>					7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
					Iz CMOS Subrang 0, No. 6, Decembe				nal of Solid-
	AT	1	Tit Tree		<b>VI 1.70. 9. 2. 2.</b>	, , , , , , , , , , , , , , , , , , ,	,00		
V		,		<b>A</b>					
	~~								
EXAMINER	Puto	2ida	_ NA	my			DATE	30NSHDERED	4

FORM PTO-1449 -

INFORMATION DISCLOSURE STATEMENT

		Page 2 of 11
ATTY. DOCKET NO.	APPLICAT	ION NO.
1875.2810001/RES/GSB	To Be Ass	igned "
FIRST NAMED INVENTOR		
Jan MULDER_		
FILING DATE	ART UNIT	
Herewith	To Be Ass	igned

			<u>U.S. P.</u>	ATENT DOCUMENTS			
XAMINER WITHAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DAT
8/M	AA2	5,471,210	11/1995	Wingender et al.	341	156	
	AB2	5,302,869	04/1994	Hosotani et al.	7)7	075	
	AC2	5,191,336	03/1993	Stephenson	341	111	
	AD2	5,118,971	06/1992	Schenck	326	032	, N
	AE2	5,157,397	10/1992	Vemon	341	159	1
	AF2	5,006,727	04/1991	Ragosch et al.	7)7	306	
7	AG2	4,959,563	09/1990	Schenck	726	627	
. , ]	AH2	3,846,712	11/1974	Kiko	370	261	
4	Al2	3,697,978	10/1972	Prill	341	122	
<del>- ,</del>	AJ2						
<u>-</u>	AK2						
	1		FOREIGN	PATENT DOCUMENTS	<u> </u>	1	
XAMINER NITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATIO
	AL2						Y
	AM2						<u> </u>
	AN2						Y
: :	AO2						Y
	AP2						Y
<u> </u>	· ·	OTHER	(Including Aut	hor, Title, Date, Pertiner	nt Pages, etc.	)	
001. 1		ADO, A.M.   IEEE Jour	and Gray, P.R., nal of Solid-State	A 1.5-V, 10-bit, 14.3-MS/s C Circuits, Vol. 34, No. 5, May	MOS Pipeline / / 1999, pages 5	Analog-to-Digita 599-606	Converter,"
MW	AR	2			,, ,		
<u> </u>		0 - 4 0		#A #E 14/ 40 1 20 1/050		, <u> </u>	
		at Nyouist	P. and Lutsky, J., " IEEE Journal o	"A 75-mW, 10-b, 20-MSPS f Solid-State Circuits, IEEE,	CMOS Subran	ging ADC with 9 December 199	.5 Effective Bits
	AS	<u>2</u> 1795.		00.00 0.000 0.000.0, 1222,	701.04,710.12,	· ·	o, pages 1100
	Ĭ .		•				
-1	-	Rult K an	d Buchwald A "	An Embedded 240-mW 10-l	50 MS/c CMC	S ADC in 1 mm	2 " IEEE Inven
	,	of Solid-St	ate Circuits, IEEE	E, Vol. 32, No. 12, Decembe	r 1997, pages 1	887-1895.	, IEEE Journ
V	AT	<u>2</u> :					* 4
XAMINER	T N	2.00.1 /	Inm S	<del>-</del>	DATE	CONSIDERED	08/07/11
	7 ^9	1/4 Y 1/1///#//// UN	ו ארצאעוו	and the second s	1 .		w r. VI /// .

## FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

, h	 <u> </u>	Pag	e 3 of 11
ATTY. DOCKET NO. 1875.2810001/RES/GSB	APPLICATION NO. To Be Assigned	•.	
FIRST NAMED INVENTOR Jan MULDER			
FILING DATE	ART UNIT	٠.	

	-		U.S. PA	TENT DOCUMENTS			
EXAMINER	-	DOCUMENT				T :	T
INITIAL		NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA3						
	AB3						
	AC3						
	AD3						
	AE3						
	AF3						
	AG3	*					
	АН3				-		
	Al3						
	AJ3	<u> </u>	*				
	AK3						
			FOREIGN	PATENT DOCUMENTS		L	
EXAMINER	1 5 52	DOCUMENT	FOREIGN	PATENT DOCUMENTS		<del></del>	
INITIAL		NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL3						Yes No
	АМЗ						Yes No
	AN3						Y s No
	A03						Yes No
	AP3						Yes No
		OTHER (	<b>Including Auth</b>	or, Title, Date, Pertinent P	ages, etc.)		
PM	AR	Solid-State	and Gray, P.R., "A Circuits, IEEE, Vo	10b, 20 Msample/s, 35 mW P ol. 30, No. 3, March 1995, pag	ipeline A/D C es 166-172.	onverter,* IEEE	E Journal of
					eriyası <del>Caralla yazılırının estaları</del>		
	45	Trimming,"   1790.	. et al., "A 13-b 40 IEEE Journal of S	-Msample/s CMOS Pipelined I Solid-State Circuits, IEEE, Vol.	Folding ADC 35, No. 12, E	with Backgrour ecember 2000	nd Offset , pages 1781-
	AS	3					
	  ;		<u> </u>		· · · · · · · · · · · · · · · · · · ·		
	AT	Choi, M. ar State Circu	nd Abidi, A., "A 6-b its," IEEE, Vol. 36	1.3-Gsample/s A/D Converter , No. 12, December 2001, pag	r in 0.35-µm ( es 1847-185	CMOS," <i>IEEE J</i> B	oumal of Solid-
	المحجا						
EXAMINER	Yatha	ick Wan	ely		$\sim$ 1 $\sim$ 0	ONSIDERED	/
and not considere	ai it retere d. Includ	ence considered, whe e copy of this form w	ther or per citation is ith per communicat	in conformance with MPEP 609. ion to Applicant.	Draw line thro	ugh citation if not	in conformance

_				
FΩ	RМ	PTO	-144	ľ

## INFORMATION DISCLOSURE STATEMENT

_			Page 4 of 11
	ATTY. DOCKET NO. 1875.2810001/RES/GSB	APPLICATION NO. To Be Assigned	,
	FIRST NAMED INVENTOR Jan MULDER		
	FILING DATE Herewith	ART UNIT To Be Assigned	

SVANNES	т		U.S. P/	ATENT DOCUMENTS			
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
<u>.</u>	AA4					000 00.00	I ILINO DATE
	AB4						
	AC4				<u> </u>		1
	AD4						•
	AE4					<u> </u>	
	AF4				<del> </del>		
	AG4	<u>.                                    </u>			A	-	
+	AH4						
	Al4	* **					
·	AJ4	• .					
	AK4	• .					
	AN4				0		
<u> </u>	<u></u>		FOREIGN	PATENT DOCUMENTS			
EXAMINER INITIAL	<u> </u>	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
·	AL4			#*,			Yes No
	AM4						Yes
	AN4						No Yes
	A04						No Yes
	AP4						No Yes
	1017	OTHER /	ncluding Auth	│ or, Title, Date, Pertinent P			No.
PUV	AR	Flynn, M. ai	nd Sheahan. B "	A 400-Msample/s, 6-b CMOS s, IEEE, Vol. 33, No. 12, Dece	Folding and I	nterpolating AD ages 1932-193	C," IEEE 8.
	AS	Geelen, G., Conference	*A 6b 1.1Gsampl , IEEE, February	le/s CMOS A/D Converter," <i>IE</i> 6, 2001, pages 128-129 and 4	EE Internation 38.	nal Solid-State (	Circuits
4	AT	Hoogzaad, IEEE Journa	G. and Roovers, I	R., "A 65-mW, 10-bit, 40-Msan Circuits, IEEE, Vol. 34, No. 12,	nple/s BiCMO December 19	S Nyquist ADC 999, pages 1796	in 0.8 mm², 6-1802.
XAMINER	PX	Drik IN	ams		DATE C	ONSIDERED	14
				in conformance with MPEP 609.			

					· · · · · · · · · · · · · · · · · · ·	<del></del>	Page 5 of 1
	1			ATTY. DOCKET NO. 1875.2810001/RES/GSB		APPLICATION NO. To Be Assigned	Tage 3 OF 1
		FORM PTO-1449	•	FIRST NAMED INVENTOR Jan MULDER	·		
INFOR	RMATION	DISCLOSURE ST	ATEMENT	FILING DATE		ART UNIT	
	·		II S PA	Herewith ATENT DOCUMENTS		To Be Assigned	
EXAMINER INITIAL	] .	DOCUMENT NUMBER	DATE		0,	21.5 21.125	1
INTIAL	AA5	NOMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AB5						•
					İ		
, , , , , , , , , , , , , , , , , , , ,	AC5						
	AD5						
	AE5			1			<u> </u>
	AF5					:	
	AG5						
	AH5						
	AI5						
	AJ5	,					
	AK5						
			FOREIGN	PATENT DOCUMENTS	<u> </u>		<del></del>
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL5				•	**************************************	Y s No
<del>-</del> , ·	AM5						Y s No
	AN5				•		Y s No
	AO5						Yes No
	AP5						Y s No
	<del></del>	OTHER	Including Auth	or, Title, Date, Pertinent P	ages, etc	:.)	
8/1/		Journal of	5. et al., "An 8-bit : Solid-State Circuit	20-MS/s CMOS A/D Converter s, IEEE, Vol. 25, No. 1, Februa	with 50-m ary 1990, p	W Power Consumpages 167-172.	nption," IEEE
967	AR	5					
	- ,	Ingino, J. a Journal of	nd Wooley, B., "A Solid-State Circuit	Continuously Calibrated 12-b, s, IEEE, Vol. 33, No. 12, Dece	10-MS/s, mber 1998	3.3-V A/D Conver	ter," <i>IEEE</i>

**EXAMINER** 

AT

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation of not in conformance and not considered. Include copy of this form with next communication to Applicant.

Ito, M. et al., "A 10 bit 20 MS/s 3 V Supply CMOS A/D Converter," IEEE Journal of Solid-State Circuits, IEEE, Vol. 29, No. 12, December 1994, pages 1531-1536.

FO	DT	Դ_1	AAC

	DISCLOS	

		Page 6	of 11.
ATTY. DOCKET NO. 1875.2810001/RES/GSB	APPLICATION NO. To Be Assigned		
FIRST NAMED INVENTOR Jan MULDER			
FILING DATE Herewith	ART UNIT To Be Assigned		

			U.S. PA	TENT DOCUMENTS			
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA6						
: :	AB6:						
	AC6						
	AD6						
	AE6						
	AF6						
	AG6				:		
	AH6					2	
	Al6						
. :	AJ6						
	AK6				2		
	. ;		FOREIGN	PATENT DOCUMENTS		<u> </u>	1
EXAMINER	1:	DOCUMENT	1			1n.	<del></del>
INITIAL		NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL6						Y s No
	AM6				•		, Y s No
	AN6					- 4	Y s No
	AO6						Y s
	AP6		,-				Yes No
		OTHER	Including Auth	or, Title, Date, Pertinent P	ages, etc.)	.2	
Pal	AR	Kattman, k Converters	k. and Barrow, J., s, " <i>IEEE Internatio</i>	"A Technique for Reducing Diff onal Solid-State Conference, IE	erential Non- EE, 1991, pa	Linearity Errors ages 170-171.	s in Flash A/D
<i>(</i> <b>( ( ( ( ( ( ( ( ( (</b>							
		Kusumoto, Solid-State	K. et al., "A 10-b Circuits, IEEE, V	20-MHz 30-mW Pipelined Inter ol. 28, No. 12, December 1993	polating CM , pages 1200	DS ADC," <i>IEEE</i> )-1206.	Journal of
	AS	6					
4		Lewis, S. 6	t al., "A 10-b 20-N EE, Vol. 27, No. 3	Asample/s Analog-to-Digital Co 3, March 1992, pages 351-358.	nverter," IEE	E Journal of So	olid-State
<b>V</b>	AT .	<u>6</u>					
	1		1		<u> </u>		·
EXAMINER		atrick W	ample	s in conformance with MPEP 609.	1 43/	20M9IDERED	

ļ	<del>;</del>		<del></del>					Page 7 of 1	
				ATTY. DO		APPLICATION NO.			
•		FORM PTO-1449		18/5.2810	001/RES/GSB ED INVENTOR		To Be Assigned	<del></del>	
		• • • • • • • • • • • • • • • • • • • •		Jan MULDE					
INFOR	RMATIO	N DISCLOSURE ST	TATEMENT	FILING DAT		17	ART UNIT		
<del></del>		<del></del>	· · · · · · · · · · · · · · · · · · ·	Herewith			To Be Assigned	<u></u>	
	т	Tabaliniana	U.S. PA	ATENT DOCL	<u>JMENTS</u>				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME		Q1 4 G G V4		_	
INTIAL .	AA7	NOWIDER	DATE	INAIVIE	<del></del>	CLASS	SUB-CLAS	S FILING DATE	
	AB7			· · · · · · · · · · · · · · · · · · ·			·		
• • • • •				e e	•				
	AC7								
. ,	AD7					,			
	AE7								
<del></del>	AF7		3.3			· ·			
<u> </u>	AG7								
	AH7								
	AI7.								
	<u> </u>								
	AJ7		, <u>, , , , , , , , , , , , , , , , , , </u>						
	AK7			• •	*****				
			FOREIGN	PATENT DO	CUMENTS				
EXAMINER . INITIAL		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUB-CLASS	TRANSLATION	
	AL7							Yes	
	AM7		3		*	-		Ys	
	AN7							No Y s	
,								No Yes	
	AO7				<u> </u>	1		No Yes	
<u></u>	AP7	OTHER	Indudia - A. 45	- Tidl- 5	- B-4:	1	<u> </u>	No	
	i	Mohe L An	Including Auth	or, Ittle, Dat	e, Pertinent P	ages, etc	.)		
VIII	4	Solid-State	d Singer, L., "A 59 Circuits, IEEE, V	o-invv, 10-bit, 4 ol. 35. No. 3. M	lu-ivisampie/s Ny larch 2000, pag	yquist-Kate	CMOS ADC," /	EEE Journal of	
· /////	AR	7		, 110. U, IV	zooo, pay	, ,			
(76 W	Arx	<u>-</u>							
. •			•		•		•		
- $+$ $-$	+	Nagarai K	et al "Efficient 6	Pit A/D Comus	starllaina a d D	ii Calalia - C			
		State Circu	its, IEEE, Vol. 34	, No. 8, August	1999, pages 10	56-1062.	ront End," IEEE	Journal of Solid-	
I	AS	7				*		10	
	+	Nagarai K	et al "A Dual M	nde 700 Mac-	placie 6 bit 200	Moomalaa	7 his A /D O-		
<u></u>		um Dinital	et al., "A Dual-Mo CMOS Process," i	JEEF Journal of	piesis o-dit 200- f Solid-Stato Ci-	ivisamples/	S /-DIT AVD COM	verter in a 0.25-	
<b>S</b> 17		2000. page	s 1760-1768	LLE Gournal O	, Jona-State Off	ouns, IEEE	, voi. 33, 140. 12	., December	

EXAMINER: Initial if reference considered, whether or and citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

**EXAMINER** 

			τ	ATTY. DOCKET NO. APPLICATION NO. 1875.2810001/RES/GSB APPLICATION NO. To Be Assigned					
		FORM PTO-1449	* .	FIRST NAME	DINVENTOR				
INFOR	MACTION	N DISCLOSURE S	FATEMENT	Jan MULDER					
HALOK	IVIATIO	V DISCLOSURE S	MICHENI	FILING DATE Herewith			T UNIT Be Assigned		
			US PA	ATENT DOCU	MENTS	. 10	be Assigned		
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME		CLASS	SUB-CLASS	FILING DATE	
	AA8	No. III		NAME.		CLASS	SUB-CLASS	FILING DATE	
	AB8								
+	AC8								
	AD8								
	AE8								
	AF8	1							
	AG8					-14			
	AH8								
	AI8								
*	AJ8								
	AK8								
EVAMINED	·	LBOOLINAENE.	FOREIGN	PATENT DO	CUMENTS	·			
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUB-CLASS	TRANSLATION	
	AL8						, ,	Yes No	
	AM8	4	-		· · · · · · · · · · · · · · · · · · ·			Yes No	
	AN8						,	Yes No	
	AO8						<u> </u>	Yes No	
* : '	AP8	OTHER	Including Auth	or Title Date	Pertinent P	agos etc.)		Yes No	
	1	Nauta, B.	and Venes, A., "A	70-MS/s 110-m	W 8-b CMOS F	olding and Ir	ternolating A/F	Converter "	
DA .	<b>}</b>	IEEE Jour	nal of Solid-State	Circuits, IEEE,	/ol. 30, No. 12,	December 1	995, pages 13	02-1308.	
9000	AR	8							
		Pan, H. et Journal of	al., "A 3.3-V 12-b Solid-State Circuit	50-MS/s A/D Cots, IEEE, Vol. 35	onverter in 0.6µ 5, No. 12, Decer	m CMOS wit mber 2000, p	h over 80-dB S pages 1769-17	SFDR," <i>IEEE</i> 80.	
	AS	<u>8</u>							
	<del> </del>	Song 184 (	2 of al #A 40 h 0	O Moomala/a t	Daws - 0140	0.400.1.155	<del> </del>		
7	1.	Circuits, IE	C. <i>et al.</i> , "A 10-b 2 EE, Vol. 30, No. 5	o-ivisampie/s Lo 5, May 1995, pa	.w-гоwer СМО ges 514-521.	S ADO, IEE	⊏ Journal of So	olid-State	

EXAMINER: Initially reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

**EXAMINER** 

<del></del>		<del></del>		· · · · · · · · · · · · · · · · · · ·					APPLICATION	Page 9 of 11		
		•			1875.28	<b>NO</b> .						
		FORM	PTO-1449		1875.2810001/RES/GSB To Be Assigned FIRST NAMED INVENTOR							
INFOF	101TAMS	V DISC	LOSURE ST	ATEMENT	Jan MULI FILING D	DER		<del></del> -	ART UNIT	<del></del>		
					Herewith				To Be Assigned	•		
FVALUNED	<del></del>	T-500		U.S. PA	ATENT DO	CUMEN	TS					
EXAMINER INITIAL		NUM	UMENT BER	DATE	NAME	·		CLASS	SUB-CLA	SS FILING DATE		
	AA9											
	AB9											
	AC9	,										
	AD9	· ·										
	AE9											
	AF9											
	AG9	,			1							
	AH9											
	Al9											
	AJ9				t.		F * *					
	AK9											
				FOREIGN	PATENT D	OCUM	ENTS	·	<del>   </del>			
EXAMINER INITIAL			CUMENT MBER	DATE	COUNTR		•	CLASS	SUB-CLAS	S TRANSLATION		
	AL9									Yes No		
	AM9								4	Y s No		
*	AN9									Yes No		
	AO9									Yes No		
	AP9					•			,	Y s No		
			OTHER (	Including Auth	or, Title, D	ate, Per	rtinent P	ages, etc	c.)			
$\mathcal{N}$ .	,		Sumanen, I	L. et al., "A 10-bit	200-MS/s C	MOS Pa	rallel Pipe	line A/D C	onverter," IEEE	Journal of Solid-		
N/A	1.0		State Circui	its, IEEE, Vol. 36,	No. 7, July	2000, pa	ges 1048	-1055.				
[][][	AR	9							, e 4	*		
VWN				٠					* *			
$\overline{\chi}$	-	<u> </u>	Taft, R. and	Tursi, M., "A 100	)-MS/s 8-b C	CMOS Su	branging	ADC with	Sustained Para	metric		
	d : #4		Performanc	e from 3.8 V Dow	/n to 2:2 V,"	IEEE Jou	umal of So	olid-State	Circuits, IEEE,	Vol. 36, No. 3,		
1	AS	9	March 2001	, pages 331-338.					4.			
- 1		_					•		•			
				•				•				
()	· .		van der Plo	eg, H. and Remm	ers, R., "A 3	3.3-V, 10-	b, 25-Msa	ample/s Tv	vo-Step ADC in	0.35-µm CMOS,"		
1	1		IEEE Journa	al of Solid-State (	Circuits, IEEI	E, Vol. 34	I, No. 12,	Decembe	r 1999, pages 1	803-1811.		
	AT	9						• • •	•	•		
										•		

EXAMINER: Initial if reference considered, whether or projectation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with pext communication to Applicant.

**EXAMINER** 

	<del> </del>			ATTY. DO	CKET NO. 001/RES/GSB	,	APPLICATION NO To Be Assigned	Page 10 of O.
		FORM PTO-1449		FIRST NAM	ED INVENTOR		TO DO NOOIGHOU	·
INFOR	RMATION	I DISCLOSURE ST	TATEMENT	FILING DAT	Ē		ART UNIT To Be Assigned	· · · · · · · · · · · · · · · · · · ·
		<del> · · _ · _ · _ · _ · _ · _ · _ ·</del>	U.S. PA	TENT DOC	IMENTS	السيب	TO DE Assigned	
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	J.II. E. IV. I	CLASS	8118 81 48	5 5 1 1 1 2 2 2 2 2
7.010	AA10	TTO MOLITY	DATE	INAIVIL	· ,	CLASS	SUB-CLAS	S FILING DATE
<del>,</del>	AB10					<u> </u>		·
	AC10					<u> </u>		
	AD10							
	AE10			<u> </u>				
	AF10	•			· · · · · · · · · · · · · · · · · · ·			
• · · · · · · · · · · · · · · · · · · ·	AG10				<del></del>			
and the second	AH10				•			
	Al10							
	AJ10			-				
	AK10							1
			FOREIGN	PATENT DO	CUMENTS	<u> </u>		
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUB-CLASS	TRANSLATION
	AL10							Y s
	AM10							Yes No
	AN10							Y s No
*	AO10							Y s No
	AP10				·	•		Yes No
<del></del>	<del></del> -		Including Auth					1.
Pa!	AR	Chopping a pages 1859	peg, H. <i>et al.</i> , "A 2. and Calibration," <i>IL</i> 9-1867.	5-V 12-D 54-N EEE Journal of	isampie/s 0.25- <sub>1</sub> f <i>Solid-State Circ</i>	im CMOS cuits, Vol.	ADC in 1-mm <sup>2</sup> V 36, No. 12, Dece	Vith Mixed-Signal mber 2001,
		Vorenkamp IEEE Journ	o, P. and Roovers, nal of Solid-State (	R., "A 12-b, 6	0-Msample/s Ca Vol. 32, No. 12	scaded Fo	olding and Interp	olating ADC,"
1	AS	10	· • · · · · · · ·				,	religios.

EXAMINER: Initial Melerence considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

ΑT

EXAMINER

Wang, Y-T. and Razavi, B., "An 8-Bit 150-MHz CMOS A/D Converter," IEEE Journal of Solid-State Circuits, IEEE, Vol. 35, No. 3, March 2000, pages 308-317.

						1875.2810001/RES/GSB				APPLICATION NO. To Be Assigned		
		FORM	PTO-1449			FIRST NAMED INVENTOR Jan MULDER						
INFORMATION DISCLOSURE STATEMENT							DATE			ART UNIT To Be Assigned	-	
			<del></del>		U.S. PA	Herew	OCUME	NTS		TO BE Assigned		
EXAMINER			UMENT			• •		,				
INITIAL	AA11	NUM	BER	DATE		NAME			CLASS	SUB-CLASS	FILING DATE	
-	<u> </u>											
	AB11			, 1	· ·	-					-	
···	AC11		•									
	AD11				7. •							
	AE11		<del>,</del>		•	•						
	AF11						**					
***	AG11			\$								
	AH11											
	Al11											
	AJ11											
	AK11					,						
EXAMINER	<del></del>	100	CUMENT	FO	REIGN	PATEN	T DOCUM	MENTS				
INITIAL			MBER	DATE	· · · · · · · · · · · · · · · · · · ·	COUN	TRY		CLASS	SUB-CLASS	TRANSLATION	
	AL11				<u> </u>		<u> </u>	<u> </u>			Yes No	
	AM11						<u> </u>	<u> </u>			Yes No	
	AN11	4						i i i i i i i i i i i i i i i i i i i			Yes No	
	A011	_			S		;				Yes No	
	AP11		OTUED (			<u> </u>					Y s No	
•	T	<del>                                     </del>	Yotsuvana	includir	ng Auth	or, little	<u>, Date, Pe</u> 20 Msampi	ertinent F	'ages, etc	c.) ranging CMOS A/	D Convert r"	
XIII 1		,	IEEE Journ	nal of Sol	id-State (	Circuits, II	EEE, Vol.	30, No. 12,	Decembe	r 1995, pages 153	3-1537.	
116h/	AR	11			•	•				-	•	
<u> </u>	<u> </u>					• • • • • • • • • • • • • • • • • • • •	<u>.</u>	<u>.                                      </u>				
			Yu, P. and Circuits, IE	Lee, H-S EE, Vol.	31, *A 2.5- 31, No. 1	V, 12-b, 5 2, Decen	5-Msample nber 1996	e/s Pipeline pages 185	d CMOS A 54-1861.	NDC," IEEE Journa	al of Solid-State	
	AS	11			. •		•		•			
				*.	<u>.</u>		<u> </u>	· .				
	1											
						•						
	АТ	11										

EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

Page 11 of 11